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The recently proposed BSIM6 bulk MOSFET compact model is set to replace the hitherto widely used
BSIM3 and BSIM4 models as the de-facto industrial standard. Unlike its predecessors which were
threshold voltage based, the BSIM6 core is charge based and thus physically continuous at all levels of
inversion from linear operation to saturation. Hence, it lends itself conveniently for the use of a design
methodology suited for low-power analog circuit design based on the inversion coefﬁcient (IC) that has
been extensively used in conjugation with the EKV model and allows to make simple calculations of, for
example, transconductance efﬁciency, gain bandwidth product, etc. This methodology helps to make a
near-optimal selection of transistor dimensions and operating points even in moderate and weak
inversion regions. This paper will discuss the IC based design methodology and its application to the
next generation BSIM6 compact MOSFET model.
& 2013 Elsevier Ltd. All rights reserved.1. Introduction
Analog circuit design is a complex exercise involving multiple
tradeoffs, e.g. between power consumption and speed, and
several degrees of freedom like the drain current and transistor
dimensions. Design with advanced deep-submicron technology
nodes is further complicated because of the short-channel
effects [1]. The importance of accurate device models which
stems from the fact that analog design has special modeling
needs has long been recognized [2], and is all the more empha-
sized with the aggressive scaling of the CMOS technology and the
short-channel effects becoming dominant.
The requirement that a model be accurate as well as compu-
tationally fast makes the development of advanced compact
models quite complex. The modern circuit simulators coupled
with sophisticated compact models are powerful tools for the
design and analysis of circuits with advanced technology nodes,
yet most experienced analog designers would still rely on their
design intuition and do ‘hand calculations’ before performing any
simulation. For this pre-simulation phase the designer should be
able to use a stripped-down version of the model which is simple
enough for initial design guidance, yet accurate enough to mini-
mize trial-and-error simulations.
The new BSIM6 bulk MOSFET model scores on all these fronts.
Adopting a charge based approach, it is more physics oriented; itll rights reserved.
al Science Foundation Grant
a).
al., Design methodology fo
J (2013), http://dx.doi.org/1is not only more accurate than its predecessors but can also be
faster than the surface potential based models [3,4]. Even though
the full compact model includes most of the real-device effects
that are present in the advanced bulk CMOS technologies, the core
model is based on simple analytical equations which are contin-
uous in all regions of operation. This exempts the designer to use
asymptotic approximations that may be valid in weak and strong
inversion regions but are inaccurate in moderate inversion (the
preferred operating region for low-power analog and RF circuits
[5]) and do not account for short-channel effects.
The charge based BSIM6 model would extend elegantly to the
existing design methodologies too. The inversion coefﬁcient (IC)
based design methodology [6] that has been extensively used in
conjugation with the charge based EKV model [7] for the design of
low power analog and RF circuits [8,5] can now also be used with
the new BSIM6 model. It will be shown in Section 2 that the
charge based model allows for a simple expression of the
transconductance efﬁciency Gm=ID, that is valid at all levels of
inversion and accounts for velocity saturation (VS) and mobility
reduction due to vertical ﬁeld (MRVF).2. Charge based analysis
2.1. Drain current and transconductance
The basic charge equation in a MOSFET is given by [7]
2qiþ ln qi ¼ upu: ð1Þr ultra low-power analog circuits using next generation BSIM6
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(qi ¼Q i=Q spec), normalized using speciﬁc charge Q spec
Q spec92nUTCox: ð2Þ
up and u are the pinch-off and channel voltages respectively,
normalized to the thermal voltage UTð9kT=qÞ. The normalized
drain current, normalized using the speciﬁc current Ispec [7]
Ispec ¼ Ispec&
W
L
with ð3aÞ
Ispec&92nm0CoxU
2
T ð3bÞ
where m0 is the constant low-ﬁeld mobility, is given by [9]
id ¼ 2qi
ue
lc
udqi
dx
: ð4Þ
In (4) u is the effective mobility normalized to the low-ﬁeld
surface mobility m0, e is the longitudinal electric ﬁeld normalized
to the critical electric ﬁeld Ec and lc is deﬁned as
lc9
2UT
EcL
¼ 2m0UT
usatL
ð5Þ
where usat is the saturation velocity.
The normalized source transconductance
gms ¼
Gms
Gspec
¼ nGm
Gspec

saturation
with ð6Þ
Gspec9
Ispec
UT
ð7Þ
and Gm and n being the total gate transconductance and the slope
factor, respectively, can then be calculated as
gms9
@id
@qs
@qs
@us
, ð8Þ
qs being the value of qi at the source.
2.2. Inversion coefﬁcient
The inversion coefﬁcient IC is the measure of the level of
channel inversion and is equal to the drain current in forward
saturation:
IC9
ID
Ispec
¼ id

saturation
¼ idsat: ð9Þ
The different regions of operation in saturation can then be
deﬁned as
ICr0:1 weak inversion
0:1o ICr10 moderate inversion
10o IC strong inversion:
2.3. Short channel effects
As discussed in Section 1, the short-channel effects become
prominent at sub-micron channel lengths. Two of the especially
important effects are drain induced barrier lowering (DIBL) and
velocity saturation (VS). While DIBL pertains to weak inversion,
velocity saturation is dominant at higher values of IC. In addition,
there is mobility reduction due to the vertical ﬁeld (MRVF). To
maintain sufﬁcient accuracy these effects should be accounted for
even in the simplistic model for hand calculations. Both velocity
saturation and mobility reduction due to vertical ﬁeld are related
to the mobility of the carriers and affect not only the magnitude
but also the slopes of ID vs. VG and Gm=ID vs. IC curves [7].Please cite this article as: A. Mangla, et al., Design methodology fo
MOSFET compact model, Microelectron. J (2013), http://dx.doi.org/1To include the velocity saturation effect we choose the simple
piecewise linear velocity-ﬁeld model for its simplicity [7], which
gives the normalized effective mobility as
ueff9
meff
mz
¼
1 for eo1
1=e for eZ1,
(
ð10Þ
where mz includes the mobility reduction due to the vertical
electric ﬁeld and is related to the low ﬁeld mobility m0 by [7]
mz
m0
¼ 1
1þy qbþqi=2
  ¼ 1
k1qiþk2
for eo1, ð11Þ
where
y¼ Q spec
ESiE0
, ð12aÞ
k1 ¼ y
1
2
 1
1þ 2
gb
ﬃﬃﬃﬃﬃﬃ
cp
q
0
BB@
1
CCA, ð12bÞ
k2 ¼ 1þ
ycp
1þ 2gb
ﬃﬃﬃﬃﬃﬃ
cp
q , ð12cÞ
E0 is the electric ﬁeld intensity at which the mobility starts to
decrease signiﬁcantly, gb is the normalized body factor and cp is
the normalized pinch-off surface potential (corresponding to
qi ¼ 0). In (4), u is the effective mobility normalized to low-ﬁeld
surface mobility:
u¼ meffm0
¼ meffmz
mz
m0
: ð13Þ
Therefore, from (10) and (11),
u¼
1
k1qiþk2
for eo1
1=e for eZ1:
8><
>: ð14Þ
DIBL is modeled as a shift in the threshold voltage [7] which
can simply be accounted for in (1) as a shift in up.
2.4. Effect of short channel on drain current and transconductance
Following the derivation in [9] for velocity saturation and in
[7] for MRFV, we obtain the drain current in saturation
idsat ¼
4ðqsþq2s Þ
2þlckþ
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
4ð1þlckÞþl2ckð1þ2qsÞ2
q , ð15Þ
where
lck ¼
lc
k2
ð16Þ
accounts for mobility reduction due to vertical ﬁeld and is slightly
bias dependent because of the gate bias dependent parameter k2
given by (12c).
The normalized source transconductance can then be calcu-
lated as
gms9
@id
@qs
@qs
@vs
¼ 2qsﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
4ð1þlckÞþl2ckð1þ2qsÞ2
q , ð17Þ
equivalently expressed in terms of id (¼ idsat ¼ IC) as
gms ¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
i2dl
2
ckþ2idlckþ4idþ1
q
1
idl
2
ckþlckþ2
ð18Þr ultra low-power analog circuits using next generation BSIM6
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Fig. 1. id versus pinch-off voltage.
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gms
id
¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
i2dl
2
ckþ2idlckþ4idþ1
q
1
i2dl
2
ckþ idlckþ2id
: ð19Þ
Velocity saturation and mobility reduction due to vertical ﬁeld
slightly impact the drain current ID and gate transconductance Gm
even in weak inversion [9]. Nevertheless, the transconductance
remains proportional to the drain current in weak inversion and
hence Gm=ID remains unaffected in this region.
2.5. Comparison of the simple analytical model with BSIM6 and
measurements
Fig. 1 shows the transfer characteristics (variation of the
normalized drain current with normalized gate over-drive voltage)
for three different channel lengths, viz. 40, 60 and 80 nm. The
analytical curves are nothing but a plot of (15) in which qs is
eliminated using (1). Each channel length corresponds to a differ-
ent value of the parameter lck. Measurements on NMOS transistors
fabricated in a standard bulk 40 nm CMOS technology as well as
the BSIM6 ﬁtting results at the same channel lengths (shown on
the same ﬁgure) compare very well with the simple model.
Eq. (19) for gms=id is plotted in Fig. 2(a) as a function of IC with
lc ¼ 0:45. The normalized Gm=ID ðgms=idÞ, is equal to 1 in weak
inversion and decreases on moving towards strong inversion. In
strong inversion it varies as 1=
ﬃﬃﬃﬃ
IC
p
if no velocity saturation is present,
otherwise it tends asymptotically to 1=ðlcICÞ. The parameter lc,
called the velocity saturation factor and deﬁned in (5), is a measure
of velocity saturation effect and hence is an important parameter for
short-channel devices that have strong velocity saturation effects. For
a given technology it depends only on the channel length; the shorter
the channel, the higher the value of lc and the higher the velocity
saturation effect. In Fig. 2(a) the asymptote 1=ðlcICÞ intersects the
weak inversion asymptote gms=id ¼ 1 at IC ¼ 1=lc, which can be
interpreted as the demarcation between weak inversion and velocity
saturated strong inversion region.
Fig. 2(b) shows a comparison of the analytical plots of the
normalized Gm=ID with measurements and BSIM6. It can be seen
that the simple analytical equation (19) is valid from weak to
strong inversion regions and is reasonably close to the measure-
ments and the BSIM6 model.
It should be re-emphasized that the purpose of this simple
analytical model is to provide initial design guidelines and not to
replace a numerically accurate full compact model like BSIM6.1 Of1 The interested reader is referred to [10] for an overview of the benchmark-
ing of the scaling properties of BSIM6 against 40 nm CMOS technology.
Please cite this article as: A. Mangla, et al., Design methodology fo
MOSFET compact model, Microelectron. J (2013), http://dx.doi.org/1course, the initial values should be reasonably accurate to justify
their use. As an example, the relative error in Gm=ID between the
simple analytical model and the measurements is limited to 10%,
as can be seen in the inset in Fig. 2(b).
It can be observed in Fig. 2(b) that for the 40 nm device, gms=id
starts degrading as 1=ðlcICÞ already around IC¼3 and that there is
practically no region with 1=
ﬃﬃﬃﬃ
IC
p
dependence. For shorter devices this
point would only move towards IC¼1 or lower, implying a strong
degradation of transconductance efﬁciency (due to velocity satura-
tion) already at low biases. Evidently, to avoid this degradation the
bias points for short-channel devices would need to be pushed from
strong inversion towards moderate and eventually weak inversion.3. Simple example of IC based design methodology
3.1. Current optimization in a common-source stage
Following [11], the goal is to optimize a capacitively loaded
common-source stage, as shown in Fig. 3, to minimize its current
consumption for a desired gain Av at a given frequency of
operation o, which is assumed to be higher than the cut-off
frequency oc, i.e., o4oc.
The small-signal voltage gain of the circuit (loaded by an
external load capacitance CL) can then be approximated as
Av9
DVout
DV in
¼ Gm
oCtot
ð20Þr ultra low-power analog circuits using next generation BSIM6
0.1016/j.mejo.2013.02.022i
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Fig. 3. A capacitively loaded common-source gain stage.
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Ctot ¼ CwWþCL: ð21Þ
Here Cw is the self-loading load capacitance per unit width of the
gain transistor and W its width. At a given length L (usually taken
as the minimum provided by the technology), the bias current
through the transistor is
IDbpIC W : ð22Þ
Solving for W and normalizing, we obtain (see Appendix A for the
detailed derivation)
w¼ O
gmsO‘
 ‘; ð23Þ
idb ¼
O
gmsO‘
 IC ð24Þ
where,
O¼ oo0
Av ð25aÞ
‘¼ L
L0
ð25bÞ
o0 ¼
Ispec&
nUTCwL0
ð25cÞ
and L0 is the minimum channel length provided by the chosen
technology. In Fig. 4, idb is plotted as a function of IC for three
different values of O at L¼ 40 nm (‘¼ 1), using (18) for gms. The
plots of idb without including velocity saturation (lc ¼ 0 in (18))
are also shown for comparison. We can observe that, to obtain a
given O, higher bias current is needed in the device with velocity
saturation than for the one without. This is especially prominent
for high O and in strong inversion.
From Fig. 4, it is evident that the bias current IDb of the
common-source stage can be minimized for a given gain and
operating frequency, i.e. at a given O. For a target O at a given
channel length (ﬁxing lc and ‘), the optimum inversion coefﬁ-
cient for achieving minimum bias current (ICopt) can be obtained
by minimizing (24) numerically and plotting the curve as in Fig. 4.
Interestingly, this optimum lies in the moderate or the weak
inversion region. Having obtained ICopt we can calculate the
required width Wopt by plugging-in ICopt for id in (18) and using
in (23). Finally, the required optimum bias current can be
calculated as
IDbopt ¼ Ispec&
Wopt
L
ICopt: ð26Þ
3.2. Comparison with BSIM6
To verify the design methodology outlined above, we attempt
the design of a common-source stage loaded with another
common-source transistor of width 100 mm (implying a loadPlease cite this article as: A. Mangla, et al., Design methodology fo
MOSFET compact model, Microelectron. J (2013), http://dx.doi.org/1capacitance CL ¼ 18:5 fF). We target a gain Av ¼ 15 dB and a
working frequency f¼24 GHz, giving O¼ 0:83. Choosing the
minimum channel length, 40 nm (‘¼ 1), provided by the 40 nm
standard CMOS technology, we obtain the optimum value of IC,
ICopt ¼ 6:3, that is in moderate inversion. The normalized opti-
mum width wopt ¼ 1:41 is calculated using (23) and the normal-
ized bias current idbopt ¼ 8:78 is calculated using (24). Knowing the
values of technology parameters we can calculate the optimum
bias current IDbopt and width Wopt. Eventually, plugging the values
of Wopt and IDbopt for simulating with the BSIM6 model, we obtain
a gain of 14 dB at 24 GHz, which is close to the target gain of
15 dB.4. Low-power RF design
A more practical requirement for low-power RF design would
be not only to minimize the consumption to obtain a given gain
but also to minimize the noise. Maximizing the gain, minimizing
the noise and minimizing the consumption involves a mutual
tradeoff. To quantify this tradeoff we can introduce a ﬁgure-of-
merit and then optimize this FoM (rather than dealing with the
gain, noise and current individually), as we show in the following.
Consider a common-source stage loaded with an identical
transistor such that it presents a load CGS to the ﬁrst stage (see
Fig. 5), we can write
Av ¼
Gm
oCGS
¼ oto ð27Þ
where
otﬃ
Gm
CGS
ð28Þ
is approximately equal to the transit frequency. The noise factor is
given by [7]
Fﬃ1þ gnD
GmRS
ð29Þ
where gnD is the excess noise factor of the gain transistor and RS is
the source resistance. In order to maximize the gain Av and
minimize the noise factor F at a given bias current ID, we can
deﬁne a FoM as
FoMGainNoise9
Av
ðF1Þ  ID
¼ RSognD
Gmot
ID
: ð30Þ
FoMGainNoise is proportional to an important FoM for low-power RFr ultra low-power analog circuits using next generation BSIM6
0.1016/j.mejo.2013.02.022i
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FoMRF9
Gmot
ID
ð31Þ
which, in the normalized form [9], can be written as
fomrf9
gmsf t
id
: ð32Þ
Both Gm=ID and ot are important metrics in their own standing.
Because Gm=ID is maximum in weak inversion, it is advantageous
to bias the device towards this region from the point of view of dc
gain and power consumption. However, the linearity and noise of
the device degrade in this region. The transit frequency ot is
deﬁned as the frequency at which the extrapolated small-signal
current gain of the transistor in common-source conﬁguration
falls to unity. Devices are biased in strong inversion to obtain
signiﬁcant gain at RF, better noise and linearity, albeit at the cost
of a higher current consumption.
FoMRF, which combines these tradeoffs into a single metric,
was introduced in [12] and discussed further in [13]. Since it
combines the two quantities which have their maxima in oppo-
site directions of the IC axis, it is particularly suited for low-power
RF design, serving as a tool to locate the optimum operating point
(IC) of the device. This optimum can be rapidly located by plotting
the normalized fomrf as a function of IC using (18) and (28),
2 as
shown in Fig. 6. A comparison with measurements and BSIM6
simulations on 40, 60 and 80 nm, shown on the same ﬁgure,
shows a reasonable match. Interestingly, for short channel
devices, this FoM has a maximum in moderate inversion
[9,12,13] indicating that the optimum operating point lies in this
region. This corroborates the advantageous use of moderate
inversion for low-power RF circuits as already mentioned in
Section 1. The use of this FoM for RF design in moderate inversion
region has been demonstrated in [13].5. Conclusion
Accurate MOSFET compact models like BSIM6, integrated with
sophisticated circuit simulators, place powerful tools in the hands
of analog circuit designers to design circuits using the state-of-
the-art technology nodes. However, most analog design cycles
begin with simple hand calculations where tradeoffs (like that
between power consumption, gain, operating frequency and
noise) are evaluated and ﬁrst-cut approximations about the
operating points and dimensions of the transistors are made.
Simple, yet sufﬁciently accurate, models are needed at this stage
of the design cycle.2 The gate capacitance CGS is a bias dependent parameter [7] but can be
approximated by a constant value accounting not only for overlap and other
extrinsic capacitances (such as fringing capacitances, which are becoming increas-
ingly important in deep-submicron devices), but also for bias dependent intrinsic
capacitances. Although this simpliﬁcation obviously comes at the expense of
accuracy (especially in strong inversion), it is acceptable for simple hand
calculations.
Please cite this article as: A. Mangla, et al., Design methodology fo
MOSFET compact model, Microelectron. J (2013), http://dx.doi.org/1This paper summarized a set of equations and ﬁgures-of-merit
especially suitable for low-power analog and RF design derived from
the charge based core of the BSIM6 model, that are simple enough
for use with basic numerical tools, yet accurate enough to yield a
good ﬁrst-order approximation of the operating point, viz., inversion
coefﬁcient IC. It was shown that the optimum operating point for
low-power RF circuits lies in the moderate inversion region empha-
sizing the importance of accuracy of the model in this region.
A comparison with the BSIM6 compact model and measure-
ments from NMOS devices fabricated with 40 nm standard bulk
CMOS technology was also presented. The comparison points out
to the advantage of the charge based approach adopted in BSIM6:
it can be used both as a full featured compact model and as a pre-
simulation design methodology.Acknowledgments
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The small-signal voltage gain of the capacitively loaded
common-source transistor shown in Fig. 3 is given by
Av ¼
Gm
oCtot
: ðA:1Þ
Therefore
Ctot ¼ GmoAv
¼ gmsGspec
noAv
¼ gmsIspec& ðW=LÞ
nUToAv
: ðA:2Þ
Ctot is the total load capacitance seen by the gain transistor and is
the sum of the external load capacitance CL and the load
capacitance of the gain transistor itself (Cw per unit width):
Ctot ¼ CwWþCL: ðA:3Þ
Let us deﬁne a constant
o0 ¼
Ispec&
nUTCwL0
ðA:4Þ
where L0 is the minimum channel length provided by the chosen
technology. Thus o0 is a parameter dependent entirely on ther ultra low-power analog circuits using next generation BSIM6
0.1016/j.mejo.2013.02.022i
A. Mangla et al. / Microelectronics Journal ] (]]]]) ]]]–]]]6technology and temperature and independent of the operating
point and frequency. Solving (A.2) and (A.3) for W and substitut-
ing using (A.4), we get
W ¼ CL
Cw

oAv
o0
L
L0
gms
oAv
o0
L
L0
: ðA:5Þ
Rewriting (A.5) in terms of normalized variables, we obtain
w¼ W
W0
¼ O
gmsO‘
 ‘ ðA:6Þ
where
W0 ¼
CL
Cw
ðA:7aÞ
O¼ o
o0
Av ðA:7bÞ
‘¼ L
L0
: ðA:7cÞ
Now the bias current is then given by
IDb ¼ Ispec&
W
L
IC
¼ Ispec&
W0
L
 O
gmsO‘
 ‘  IC
¼ Ispec&
W0
L0
 O
gmsO‘
 IC: ðA:8Þ
In the normalized form
idb ¼
IDb
IC0
¼ O
gmsO‘
 IC ðA:9Þ
where,
IC0 ¼ ICspec&
W0
L0
: ðA:10ÞPlease cite this article as: A. Mangla, et al., Design methodology fo
MOSFET compact model, Microelectron. J (2013), http://dx.doi.org/1It should be remembered that gms in (A.6) and (A.8) is a function
of IC through (18).References
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